

# **Crypto Device Drivers**

Release 17.08.2

April 23, 2018

#### CONTENTS

| 1 | Crypto Device Supported Functionality Matrices11.1Supported Feature Flags11.2Supported Cipher Algorithms21.3Supported Authentication Algorithms31.4Supported AEAD Algorithms3  |
|---|--|
| 2 | AESN-NI Multi Buffer Crypto Poll Mode Driver42.1Features42.2Limitations42.3Installation52.4Initialization52.5Extra notes6  |
| 3 | AES-NI GCM Crypto Poll Mode Driver73.1 Features73.2 Limitations73.3 Installation73.4 Initialization8   |
| 4 | ARMv8 Crypto Poll Mode Driver94.1Features94.2Installation94.3Initialization104.4Limitations10  |
| 5 | NXP DPAA2 CAAM (DPAA2_SEC)       11         5.1       Architecture       11         5.2       Implementation       11         5.3       Features       12         5.4       Supported DPAA2 SoCs       13         5.5       Limitations       13         5.6       Prerequisites       13         5.7       Pre-Installation Configuration       14         5.8       Installations       14 |
| 6 | KASUMI Crypto Poll Mode Driver156.1Features156.2Limitations156.3Installation156.4Initialization16  |

|    | 6.5  | Extra notes on KASUMI F9   | 6                |
|----|--|--|------------------|
| 7  | <b>Oper</b><br>7.1<br>7.2<br>7.3<br>7.4      | SSL Crypto Poll Mode Driver1Features1Installation1Initialization1Limitations1  | 7<br>7<br>7      |
| 8  | Null<br>8.1<br>8.2<br>8.3<br>8.4             | Crypto Poll Mode Driver1Features1Limitations1Installation1Initialization2  | 9<br>9<br>9      |
| 9  | <b>Cryp</b><br>9.1<br>9.2<br>9.3<br>9.4      | Action2Limitations2Installation2Initialization2Cryptodev Scheduler Modes Overview2   | 1<br>2<br>2      |
| 10 | 10.1<br>10.2<br>10.3                         | W 3G Crypto Poll Mode Driver2Features2Limitations2Installation2Initialization2   | 5<br>5<br>5      |
| 11 | 11.1<br>11.2<br>11.3<br>11.4<br>11.5<br>11.6 | (R) QuickAssist (QAT) Crypto Poll Mode Driver2Features2Limitations2Installation2Installation using kernel.org driver2Installation using 01.org QAT driver3Binding the available VFs to the DPDK UIO driver3Extra notes on KASUMI F93 | 7<br>8<br>9<br>0 |
| 12 | 12.1<br>12.2<br>12.3                         | Crypto Poll Mode Driver       3         Features       3         Limitations       3         Installation       3         Initialization       3   | 4<br>4<br>4      |

# **CRYPTO DEVICE SUPPORTED FUNCTIONALITY MATRICES**

# **1.1 Supported Feature Flags**

| Feature   | aesni | aesn | ar  | dpaa | kas | n  | ope  | q  | sno   | Z |
|-----------|-------|------|-----|------|-----|----|------|----|-------|---|
|           | _gcm  | i_mb | m v | 2_se | umi | ul | nssl | at | w 3 g | u |
|           |       |      | 8   | С    |     | I  |      |    |       | С |
| Symmetric | Y     | Y    | Y   | Y    | Y   | Y  | Y    | Y  | Y     | Y |
| crypto    |       |      |     |      |     |    |      |    |       |   |
| Asymmet-  |       |      |     |      |     |    |      |    |       |   |
| ric       |       |      |     |      |     |    |      |    |       |   |
| crypto    |       |      |     |      |     |    |      |    |       |   |
| Sym       | Y     | Y    | Y   | Y    | Y   | Y  | Y    | Y  | Y     | Y |
| operation |       |      |     |      |     |    |      |    |       |   |
| chaining  |       |      |     |      |     |    |      |    |       |   |
| HW Accel- |       |      |     | Y    |     |    |      | Y  |       |   |
| erated    |       |      |     |      |     |    |      |    |       |   |
| CPU SSE   | Y     | Y    |     |      |     |    |      |    |       |   |
| CPU AVX   | Y     | Y    |     |      |     |    |      |    |       |   |
| CPU AVX2  | Y     | Y    |     |      |     |    |      |    |       |   |
| CPU       |       | Y    |     |      |     |    |      |    |       |   |
| AVX512    |       |      |     |      |     |    |      |    |       |   |
| CPU       | Y     | Y    |     |      |     |    |      |    |       |   |
| AESNI     |       |      |     |      |     |    |      |    |       |   |
| CPU       |       |      | Y   |      |     |    |      |    |       |   |
| NEON      |       |      |     |      |     |    |      |    |       |   |
| CPU ARM   |       |      | Y   |      |     |    |      |    |       |   |
| CE        |       |      |     |      |     |    |      |    |       |   |

Table 1.1: Features availability in crypto drivers

# **1.2 Supported Cipher Algorithms**

| Cipher    | aesni | aesn | ar | dpaa  | kas | n u | оре  | q  | sno   | Z |
|-----------|-------|------|----|-------|-----|-----|------|----|-------|---|
| algorithm | _gcm  | i_mb | mv | 2_sec | umi |     | nssl | at | w 3 g | u |
|           |       |      | 8  |       |     |     |      |    |       | С |
| NULL      |       |      |    |       |     | Y   |      | Y  |       |   |
| AES       |       | Y    | Y  | Y     |     |     | Y    | Y  |       |   |
| CBC       |       |      |    |       |     |     |      |    |       |   |
| (128)     |       |      |    |       |     |     |      |    |       |   |
| AES       |       | Y    |    | Y     |     |     | Y    | Y  |       |   |
| CBC       |       |      |    |       |     |     |      |    |       |   |
| (192)     |       |      |    |       |     |     |      |    |       |   |
| AES       |       | Y    |    | Y     |     |     | Y    | Y  |       |   |
| CBC       |       |      |    |       |     |     |      |    |       |   |
| (256)     |       |      |    |       |     |     |      |    |       |   |
| AES       |       | Y    |    | Y     |     |     | Y    | Y  |       |   |
| CTR       |       |      |    |       |     |     |      |    |       |   |
| (128)     |       |      |    |       |     |     |      |    |       |   |
| AES       |       | Y    |    | Y     |     |     | Y    | Y  |       |   |
| CTR       |       |      |    |       |     |     |      |    |       |   |
| (192)     |       |      |    |       |     |     |      |    |       |   |
| AES       |       | Y    |    | Y     |     |     | Y    | Y  |       |   |
| CTR       |       |      |    |       |     |     |      |    |       |   |
| (256)     |       |      |    |       |     |     |      |    |       |   |
| AES       |       | Y    |    |       |     |     |      | Y  |       |   |
| DOCSIS    |       |      |    |       |     |     |      |    |       |   |
| BPI       |       |      |    |       |     |     |      |    |       |   |
| 3DES      |       |      |    | Y     |     |     | Y    | Y  |       |   |
| CBC       |       |      |    |       |     |     |      |    |       |   |
| 3DES      |       |      |    |       |     |     | Y    | Y  |       |   |
| CTR       |       |      |    |       |     |     |      |    |       |   |
| DES       |       |      |    |       |     |     |      | Y  |       |   |
| CBC       |       |      |    |       |     |     |      |    |       |   |
| DES       |       |      |    |       |     |     | Y    | Y  |       |   |
| DOCSIS    |       |      |    |       |     |     |      |    |       |   |
| BPI       |       |      |    |       |     |     |      |    |       |   |
| SNOW3G    |       |      |    |       |     |     |      | Y  | Y     |   |
| UEA2      |       |      |    |       |     |     |      |    |       |   |
| KASUMI    |       |      |    |       | Y   |     |      | Y  |       |   |
| F8        |       |      |    |       |     |     |      |    |       |   |
| ZUC       |       |      |    |       |     |     |      | Y  |       | Y |
| EEA3      |       |      |    |       |     |     |      | -  |       |   |
|           |       |      |    |       |     | 1   |      | 1  |       |   |

Table 1.2: Cipher algorithms in crypto drivers

# **1.3 Supported Authentication Algorithms**

|             |       |      |     | don algona |     |    |      |    |       |   |
|-------------|-------|------|-----|------------|-----|----|------|----|-------|---|
| Authentica- | aesni | aesn | ar  | dpaa       | kas | n  | ope  | q  | sno   | Z |
| tion        | _gcm  | i_mb | m v | 2_se       | umi | ul | nssl | at | w 3 g | u |
| algorithm   |       |      | 8   | С          |     | I  |      |    |       | С |
| NULL        |       |      |     |            |     | Y  |      | Y  |       |   |
| MD5         |       |      |     |            |     |    | Y    |    |       |   |
| MD5 HMAC    |       | Y    |     | Y          |     |    | Y    | Y  |       |   |
| SHA1        |       |      |     |            |     |    | Y    |    |       |   |
| SHA1        |       | Y    | Y   | Y          |     |    | Y    | Y  |       |   |
| HMAC        |       |      |     |            |     |    |      |    |       |   |
| SHA224      |       |      |     |            |     |    | Y    |    |       |   |
| SHA224      |       | Y    |     | Y          |     |    | Y    | Y  |       |   |
| HMAC        |       |      |     |            |     |    |      |    |       |   |
| SHA256      |       |      |     |            |     |    | Y    |    |       |   |
| SHA256      |       | Y    | Y   | Y          |     |    | Y    | Y  |       |   |
| HMAC        |       |      |     |            |     |    |      |    |       |   |
| SHA384      |       |      |     |            |     |    | Y    |    |       |   |
| SHA384      |       | Y    |     | Y          |     |    | Y    | Y  |       |   |
| HMAC        |       |      |     |            |     |    |      |    |       |   |
| SHA512      |       |      |     |            |     |    | Y    |    |       |   |
| SHA512      |       | Y    |     | Y          |     |    | Y    | Y  |       |   |
| HMAC        |       |      |     |            |     |    |      |    |       |   |
| AES XCBC    |       | Y    |     |            |     |    |      | Y  |       |   |
| MAC         |       |      |     |            |     |    |      |    |       |   |
| AES GMAC    | Y     |      |     |            |     |    | Y    | Y  |       |   |
| SNOW3G      |       |      |     |            |     |    |      | Y  | Y     |   |
| UIA2        |       |      |     |            |     |    |      |    |       |   |
| KASUMI F9   |       |      |     |            | Y   |    |      | Y  |       |   |
| ZUC EIA3    |       |      |     |            |     |    |      | Y  |       | Y |

 Table 1.3: Authentication algorithms in crypto drivers

# **1.4 Supported AEAD Algorithms**

| AEAD  | aesni | aesn | ar  | dpaa2 | kas | nu | оре  | q  | sno   | Z |
|-------|-------|------|-----|-------|-----|----|------|----|-------|---|
| algo- | _gcm  | i_mb | m v | _sec  | umi | 11 | nssl | at | w 3 g | u |
| rithm |       |      | 8   |       |     |    |      |    |       | С |
| AES   | Y     |      |     | Y     |     |    | Y    | Y  |       |   |
| GCM   |       |      |     |       |     |    |      |    |       |   |
| (128) |       |      |     |       |     |    |      |    |       |   |
| AES   | Y     |      |     | Y     |     |    | Y    | Y  |       |   |
| GCM   |       |      |     |       |     |    |      |    |       |   |
| (192) |       |      |     |       |     |    |      |    |       |   |
| AES   | Y     |      |     | Y     |     |    | Y    | Y  |       |   |
| GCM   |       |      |     |       |     |    |      |    |       |   |
| (256) |       |      |     |       |     |    |      |    |       |   |

Table 1.4: AEAD algorithms in crypto drivers

CHAPTER

TWO

# **AESN-NI MULTI BUFFER CRYPTO POLL MODE DRIVER**

The AESNI MB PMD (**librte\_pmd\_aesni\_mb**) provides poll mode crypto driver support for utilizing Intel multi buffer library, see the white paper Fast Multi-buffer IPsec Implementations on Intel® Architecture Processors.

The AES-NI MB PMD has current only been tested on Fedora 21 64-bit with gcc.

# 2.1 Features

AESNI MB PMD has support for:

Cipher algorithms:

- RTE\_CRYPTO\_CIPHER\_AES128\_CBC
- RTE\_CRYPTO\_CIPHER\_AES192\_CBC
- RTE\_CRYPTO\_CIPHER\_AES256\_CBC
- RTE\_CRYPTO\_CIPHER\_AES128\_CTR
- RTE\_CRYPTO\_CIPHER\_AES192\_CTR
- RTE\_CRYPTO\_CIPHER\_AES256\_CTR
- RTE\_CRYPTO\_CIPHER\_AES\_DOCSISBPI

Hash algorithms:

- RTE\_CRYPTO\_HASH\_MD5\_HMAC
- RTE\_CRYPTO\_HASH\_SHA1\_HMAC
- RTE\_CRYPTO\_HASH\_SHA224\_HMAC
- RTE\_CRYPTO\_HASH\_SHA256\_HMAC
- RTE\_CRYPTO\_HASH\_SHA384\_HMAC
- RTE\_CRYPTO\_HASH\_SHA512\_HMAC
- RTE\_CRYPTO\_HASH\_AES\_XCBC\_HMAC

# 2.2 Limitations

• Chained mbufs are not supported.

• Only in-place is currently supported (destination address is the same as source address).

### 2.3 Installation

To build DPDK with the AESNI\_MB\_PMD the user is required to download the multibuffer library from here and compile it on their user system before building DPDK. The latest version of the library supported by this PMD is v0.46, which can be downloaded in https://github.com/01org/intel-ipsec-mb/archive/v0.46.zip.

make

As a reference, the following table shows a mapping between the past DPDK versions and the Multi-Buffer library version supported by them:

Table 2.1: DPDK and Multi-Buffer library version compatibility

| DPDK version | Multi-buffer library version |
|--------------|------------------------------|
| 2.2 - 16.11  | 0.43 - 0.44                  |
| 17.02        | 0.44                         |
| 17.05+       | 0.45+                        |

# 2.4 Initialization

In order to enable this virtual crypto PMD, user must:

- Export the environmental variable AESNI\_MULTI\_BUFFER\_LIB\_PATH with the path where the library was extracted.
- Build the multi buffer library (explained in Installation section).
- Set CONFIG\_RTE\_LIBRTE\_PMD\_AESNI\_MB=y in config/common\_base.

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_aesni\_mb") within the application.
- Use -vdev="crypto\_aesni\_mb" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_queue\_pairs: Specify the maximum number of queue pairs in the device (8 by default).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created (2048 by default).

Example:

```
./l2fwd-crypto -l 1 -n 4 --vdev="crypto_aesni_mb,socket_id=0,max_nb_sessions=128" \
-- -p 1 --cdev SW --chain CIPHER_HASH --cipher_algo "aes-cbc" --auth_algo "shal-hmac"
```

# 2.5 Extra notes

For AES Counter mode (AES-CTR), the library supports two different sizes for Initialization Vector (IV):

- 12 bytes: used mainly for IPSec, as it requires 12 bytes from the user, which internally are appended the counter block (4 bytes), which is set to 1 for the first block (no padding required from the user)
- 16 bytes: when passing 16 bytes, the library will take them and use the last 4 bytes as the initial counter block for the first block.

CHAPTER

THREE

# **AES-NI GCM CRYPTO POLL MODE DRIVER**

The AES-NI GCM PMD (**librte\_pmd\_aesni\_gcm**) provides poll mode crypto driver support for utilizing Intel multi buffer library (see AES-NI Multi-buffer PMD documentation to learn more about it, including installation).

## 3.1 Features

AESNI GCM PMD has support for:

Authentication algorithms:

• RTE\_CRYPTO\_AUTH\_AES\_GMAC

AEAD algorithms:

• RTE\_CRYPTO\_AEAD\_AES\_GCM

# 3.2 Limitations

- Chained mbufs are supported but only out-of-place (destination mbuf must be contiguous).
- Cipher only is not supported.

# 3.3 Installation

To build DPDK with the AESNI\_GCM\_PMD the user is required to download the multibuffer library from here and compile it on their user system before building DPDK. The latest version of the library supported by this PMD is v0.46, which can be downloaded in https://github.com/01org/intel-ipsec-mb/archive/v0.46.zip.

make

As a reference, the following table shows a mapping between the past DPDK versions and the external crypto libraries supported by them:

Table 3.1: DPDK and external crypto library version compatibility

| DPDK version  | Crypto library version           |
|---------------|----------------------------------|
| 16.04 - 16.11 | Multi-buffer library 0.43 - 0.44 |
| 17.02 - 17.05 | ISA-L Crypto v2.18               |
| 17.08+        | Multi-buffer library 0.46+       |

# 3.4 Initialization

In order to enable this virtual crypto PMD, user must:

- Export the environmental variable AESNI\_MULTI\_BUFFER\_LIB\_PATH with the path where the library was extracted.
- Build the multi buffer library (explained in Installation section).
- Set CONFIG\_RTE\_LIBRTE\_PMD\_AESNI\_GCM=y in config/common\_base.

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_aesni\_gcm") within the application.
- Use -vdev="crypto\_aesni\_gcm" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_queue\_pairs: Specify the maximum number of queue pairs in the device (8 by default).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created (2048 by default).

Example:

```
./l2fwd-crypto -l 1 -n 4 --vdev="crypto_aesni_gcm,socket_id=0,max_nb_sessions=128" \
-- -p 1 --cdev SW --chain AEAD --aead_algo "aes-gcm"
```

CHAPTER FOUR

# **ARMV8 CRYPTO POLL MODE DRIVER**

This code provides the initial implementation of the ARMv8 crypto PMD. The driver uses ARMv8 cryptographic extensions to process chained crypto operations in an optimized way. The core functionality is provided by a low-level library, written in the assembly code.

#### 4.1 Features

ARMv8 Crypto PMD has support for the following algorithm pairs:

Supported cipher algorithms:

• RTE\_CRYPTO\_CIPHER\_AES\_CBC

Supported authentication algorithms:

- RTE\_CRYPTO\_AUTH\_SHA1\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA256\_HMAC

### 4.2 Installation

In order to enable this virtual crypto PMD, user must:

- Download ARMv8 crypto library source code from here
- Export the environmental variable ARMV8\_CRYPTO\_LIB\_PATH with the path where the armv8\_crypto library was downloaded or cloned.
- Build the library by invoking:

make -C \$ARMV8\_CRYPTO\_LIB\_PATH/

 Set CONFIG\_RTE\_LIBRTE\_PMD\_ARMV8\_CRYPTO=y in config/defconfig\_arm64armv8a-linuxapp-gcc

The corresponding device can be created only if the following features are supported by the CPU:

- RTE\_CPUFLAG\_AES
- RTE\_CPUFLAG\_SHA1
- RTE\_CPUFLAG\_SHA2
- RTE\_CPUFLAG\_NEON

# 4.3 Initialization

User can use app/test application to check how to use this PMD and to verify crypto processing.

Test name is cryptodev\_sw\_armv8\_autotest. For performance test cryptodev\_sw\_armv8\_perftest can be used.

# 4.4 Limitations

- Maximum number of sessions is 2048.
- Only chained operations are supported.
- AES-128-CBC is the only supported cipher variant.
- Cipher input data has to be a multiple of 16 bytes.
- Digest input data has to be a multiple of 8 bytes.

CHAPTER

FIVE

# NXP DPAA2 CAAM (DPAA2\_SEC)

The DPAA2\_SEC PMD provides poll mode crypto driver support for NXP DPAA2 CAAM hardware accelerator.

# 5.1 Architecture

SEC is the SOC's security engine, which serves as NXP's latest cryptographic acceleration and offloading hardware. It combines functions previously implemented in separate modules to create a modular and scalable acceleration and assurance engine. It also implements block encryption algorithms, stream cipher algorithms, hashing algorithms, public key algorithms, run-time integrity checking, and a hardware random number generator. SEC performs higherlevel cryptographic operations than previous NXP cryptographic accelerators. This provides significant improvement to system level performance.

DPAA2\_SEC is one of the hardware resource in DPAA2 Architecture. More information on DPAA2 Architecture is described in dpaa2\_overview.

DPAA2\_SEC PMD is one of DPAA2 drivers which interacts with Management Complex (MC) portal to access the hardware object - DPSECI. The MC provides access to create, discover, connect, configure and destroy dpseci objects in DPAA2\_SEC PMD.

DPAA2\_SEC PMD also uses some of the other hardware resources like buffer pools, queues, queue portals to store and to enqueue/dequeue data to the hardware SEC.

DPSECI objects are detected by PMD using a resource container called DPRC (like in dpaa2\_overview).

For example:

```
DPRC.1 (bus)

+--+----+

| | | | | |

DPMCP.1 DPIO.1 DPBP.1 DPNI.1 DPMAC.1 DPSECI.1

DPMCP.2 DPIO.2 DPNI.2 DPMAC.2 DPSECI.2


DPMCP.3
```

# 5.2 Implementation

SEC provides platform assurance by working with SecMon, which is a companion logic block that tracks the security state of the SOC. SEC is programmed by means of descriptors (not to be confused with frame descriptors (FDs)) that indicate the operations to be performed and

link to the message and associated data. SEC incorporates two DMA engines to fetch the descriptors, read the message data, and write the results of the operations. The DMA engine provides a scatter/gather capability so that SEC can read and write data scattered in memory. SEC may be configured by means of software for dynamic changes in byte ordering. The default configuration for this version of SEC is little-endian mode.

A block diagram similar to dpaa2 NIC is shown below to show where DPAA2\_SEC fits in the DPAA2 Bus model



## 5.3 Features

The DPAA2\_SEC PMD has support for:

Cipher algorithms:

- RTE\_CRYPTO\_CIPHER\_3DES\_CBC
- RTE\_CRYPTO\_CIPHER\_AES128\_CBC
- RTE\_CRYPTO\_CIPHER\_AES192\_CBC
- RTE\_CRYPTO\_CIPHER\_AES256\_CBC
- RTE\_CRYPTO\_CIPHER\_AES128\_CTR
- RTE\_CRYPTO\_CIPHER\_AES192\_CTR
- RTE\_CRYPTO\_CIPHER\_AES256\_CTR

Hash algorithms:

- RTE\_CRYPTO\_AUTH\_SHA1\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA224\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA256\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA384\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA512\_HMAC
- RTE\_CRYPTO\_AUTH\_MD5\_HMAC

#### AEAD algorithms:

• RTE\_CRYPTO\_AEAD\_AES\_GCM

## 5.4 Supported DPAA2 SoCs

- LS2080A/LS2040A
- LS2084A/LS2044A
- LS2088A/LS2048A
- LS1088A/LS1048A

## 5.5 Limitations

- Chained mbufs are not supported.
- Hash followed by Cipher mode is not supported
- Only supports the session-oriented API implementation (session-less APIs are not supported).

## 5.6 Prerequisites

DPAA2\_SEC driver has similar pre-requisites as described in dpaa2\_overview. The following dependencies are not part of DPDK and must be installed separately:

#### • NXP Linux SDK

NXP Linux software development kit (SDK) includes support for the family of QorIQ® ARM-Architecture-based system on chip (SoC) processors and corresponding boards.

It includes the Linux board support packages (BSPs) for NXP SoCs, a fully operational tool chain, kernel and board specific modules.

SDK and related information can be obtained from: NXP QorIQ SDK.

#### DPDK Helper Scripts

DPAA2 based resources can be configured easily with the help of ready scripts as provided in the DPDK helper repository.

DPDK Helper Scripts.

Currently supported by DPDK:

- NXP SDK 2.0+.
- MC Firmware version **10.0.0** and higher.
- Supported architectures: arm64 LE.
- Follow the DPDK Getting Started Guide for Linux to setup the basic DPDK environment.

# 5.7 Pre-Installation Configuration

#### 5.7.1 Config File Options

Basic DPAA2 config file options are described in dpaa2\_overview. In addition to those, the following options can be modified in the config file to enable DPAA2\_SEC PMD.

Please note that enabling debugging options may affect system performance.

- CONFIG\_RTE\_LIBRTE\_PMD\_DPAA2\_SEC (default n) By default it is only enabled in defconfig\_arm64-dpaa2-\* config. Toggle compilation of the librte\_pmd\_dpaa2\_sec driver.
- CONFIG\_RTE\_LIBRTE\_DPAA2\_SEC\_DEBUG\_INIT (default n) Toggle display of initialization related driver messages
- CONFIG\_RTE\_LIBRTE\_DPAA2\_SEC\_DEBUG\_DRIVER (default n) Toggle display of driver runtime messages
- CONFIG\_RTE\_LIBRTE\_DPAA2\_SEC\_DEBUG\_RX (default n) Toggle display of receive fast path run-time message
- CONFIG\_RTE\_DPAA2\_SEC\_PMD\_MAX\_NB\_SESSIONS By default it is set as 2048 in defconfig\_arm64-dpaa2-\* config. It indicates Number of sessions to create in the session memory pool on a single DPAA2 SEC device.

# 5.8 Installations

To compile the DPAA2\_SEC PMD for Linux arm64 gcc target, run the following  ${\tt make}$  command:

```
cd <DPDK-source-directory>
make config T=arm64-dpaa2-linuxapp-gcc install
```

CHAPTER

SIX

# **KASUMI CRYPTO POLL MODE DRIVER**

The KASUMI PMD (**librte\_pmd\_kasumi**) provides poll mode crypto driver support for utilizing Intel Libsso library, which implements F8 and F9 functions for KASUMI UEA1 cipher and UIA1 hash algorithms.

# 6.1 Features

KASUMI PMD has support for:

Cipher algorithm:

• RTE\_CRYPTO\_CIPHER\_KASUMI\_F8

Authentication algorithm:

• RTE\_CRYPTO\_AUTH\_KASUMI\_F9

# 6.2 Limitations

- Chained mbufs are not supported.
- KASUMI(F9) supported only if hash offset and length field is byte-aligned.
- In-place bit-level operations for KASUMI(F8) are not supported (if length and/or offset of data to be ciphered is not byte-aligned).

## 6.3 Installation

To build DPDK with the KASUMI\_PMD the user is required to download the export controlled libsso\_kasumi library, by requesting it from https://networkbuilders.intel.com/networktechnologies/dpdk. Once approval has been granted, the user needs to log in https://networkbuilders.intel.com/dpdklogin and click on "Kasumi Bit Stream crypto library" link, to download the library. After downloading the library, the user needs to unpack and compile it on their system before building DPDK:

make

**Note**: When encrypting with KASUMI F8, by default the library encrypts full blocks of 8 bytes, regardless the number of bytes to be encrypted provided (which leads to a possible buffer overflow). To avoid this situation, it is necessary not to pass 3GPP\_SAFE\_BUFFERS as a

compilation flag. Also, this is required when using chained operations (cipher-then-auth/auth-then-cipher). For this, in the Makefile of the library, make sure that this flag is commented out:

#EXTRA\_CFLAGS += -D\_3GPP\_SAFE\_BUFFERS

Note: To build the PMD as a shared library, the libsso\_kasumi library must be built as follows:

```
make KASUMI_CFLAGS=-DKASUMI_C
```

# 6.4 Initialization

In order to enable this virtual crypto PMD, user must:

- Export the environmental variable LIBSSO\_KASUMI\_PATH with the path where the library was extracted (kasumi folder).
- Build the LIBSSO library (explained in Installation section).
- Set CONFIG\_RTE\_LIBRTE\_PMD\_KASUMI=y in config/common\_base.

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_kasumi") within the application.
- Use -vdev="crypto\_kasumi" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_queue\_pairs: Specify the maximum number of queue pairs in the device (8 by default).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created (2048 by default).

Example:

```
./l2fwd-crypto -l 1 -n 4 --vdev="crypto_kasumi,socket_id=0,max_nb_sessions=128" \
-- -p 1 --cdev SW --chain CIPHER_ONLY --cipher_algo "kasumi-f8"
```

## 6.5 Extra notes on KASUMI F9

When using KASUMI F9 authentication algorithm, the input buffer must be constructed according to the 3GPP KASUMI specifications (section 4.4, page 13): http://cryptome.org/3gpp/35201-900.pdf. Input buffer has to have COUNT (4 bytes), FRESH (4 bytes), MESSAGE and DIRECTION (1 bit) concatenated. After the DIRECTION bit, a single '1' bit is appended, followed by between 0 and 7 '0' bits, so that the total length of the buffer is multiple of 8 bits. Note that the actual message can be any length, specified in bits.

Once this buffer is passed this way, when creating the crypto operation, length of data to authenticate (op.sym.auth.data.length) must be the length of all the items described above, including the padding at the end. Also, offset of data to authenticate (op.sym.auth.data.offset) must be such that points at the start of the COUNT bytes.

CHAPTER SEVEN

# **OPENSSL CRYPTO POLL MODE DRIVER**

This code provides the initial implementation of the openssl poll mode driver. All cryptography operations are using Openssl library crypto API. Each algorithm uses EVP interface from openssl API - which is recommended by Openssl maintainers.

For more details about openssl library please visit openssl webpage: https://www.openssl.org/

# 7.1 Features

OpenSSL PMD has support for:

Supportedcipheralgorithms:\*RTE\_CRYPTO\_CIPHER\_3DES\_CBC\*RTE\_CRYPTO\_CIPHER\_AES\_CBC\*RTE\_CRYPTO\_CIPHER\_AES\_CTR\*RTE\_CRYPTO\_CIPHER\_3DES\_CTR \*RTE\_CRYPTO\_CIPHER\_DES\_DOCSISBPI\*

Supported authentication algorithms: \* RTE\_CRYPTO\_AUTH\_AES\_GMAC \* RTE\_CRYPTO\_AUTH\_MD5 \* RTE\_CRYPTO\_AUTH\_SHA1 \* RTE\_CRYPTO\_AUTH\_SHA224 \* RTE\_CRYPTO\_AUTH\_SHA256 \* RTE\_CRYPTO\_AUTH\_SHA384 \* RTE\_CRYPTO\_AUTH\_SHA512 \* RTE\_CRYPTO\_AUTH\_MD5\_HMAC \* RTE\_CRYPTO\_AUTH\_SHA1\_HMAC \* RTE\_CRYPTO\_AUTH\_SHA224\_HMAC \* RTE\_CRYPTO\_AUTH\_SHA256\_HMAC \* RTE\_CRYPTO\_AUTH\_SHA384\_HMAC \* RTE\_CRYPTO\_AUTH\_SHA512\_HMAC

Supported AEAD algorithms: \* RTE\_CRYPTO\_AEAD\_AES\_GCM

# 7.2 Installation

To compile openssl PMD, it has to be enabled in the config/common\_base file and appropriate openssl packages have to be installed in the build environment.

The newest openssl library version is supported: \* 1.0.2h-fips 3 May 2016. Older versions that were also verified: \* 1.0.1f 6 Jan 2014 \* 1.0.1 14 Mar 2012

For Ubuntu 14.04 LTS these packages have to be installed in the build system: sudo apt-get install openssl sudo apt-get install libc6-dev-i386 (for i686-native-linuxapp-gcc target)

This code was also verified on Fedora 24. This code was NOT yet verified on FreeBSD.

# 7.3 Initialization

User can use app/test application to check how to use this pmd and to verify crypto processing.

Test name is cryptodev\_openssl\_autotest. For performance test cryptodev\_openssl\_perftest can be used.

To verify real traffic l2fwd-crypto example can be used with this command:

# 7.4 Limitations

- Maximum number of sessions is 2048.
- Chained mbufs are supported only for source mbuf (destination must be contiguous).
- Hash only is not supported for GCM and GMAC.
- Cipher only is not supported for GCM and GMAC.

CHAPTER

EIGHT

# NULL CRYPTO POLL MODE DRIVER

The Null Crypto PMD (**librte\_pmd\_null\_crypto**) provides a crypto poll mode driver which provides a minimal implementation for a software crypto device. As a null device it does not modify the data in the mbuf on which the crypto operation is to operate and it only has support for a single cipher and authentication algorithm.

When a burst of mbufs is submitted to a Null Crypto PMD for processing then each mbuf in the burst will be enqueued in an internal buffer for collection on a dequeue call as long as the mbuf has a valid rte\_mbuf\_offload operation with a valid rte\_cryptodev\_session or rte\_crypto\_xform chain of operations.

# 8.1 Features

Modes:

- RTE\_CRYPTO\_XFORM\_CIPHER ONLY
- RTE\_CRYPTO\_XFORM\_AUTH ONLY
- RTE\_CRYPTO\_XFORM\_CIPHER THEN RTE\_CRYPTO\_XFORM\_AUTH
- RTE\_CRYPTO\_XFORM\_AUTH THEN RTE\_CRYPTO\_XFORM\_CIPHER

Cipher algorithms:

• RTE\_CRYPTO\_CIPHER\_NULL

Authentication algorithms:

• RTE\_CRYPTO\_AUTH\_NULL

# 8.2 Limitations

• Only in-place is currently supported (destination address is the same as source address).

# 8.3 Installation

The Null Crypto PMD is enabled and built by default in both the Linux and FreeBSD builds.

# 8.4 Initialization

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_null") within the application.
- Use -vdev="crypto\_null" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_queue\_pairs: Specify the maximum number of queue pairs in the device (8 by default).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created (2048 by default).

Example:

./l2fwd-crypto -l 1 -n 4 --vdev="crypto\_null,socket\_id=0,max\_nb\_sessions=128" \
-- -p 1 --cdev SW --chain CIPHER\_ONLY --cipher\_algo "null"

# **CRYPTODEV SCHEDULER POLL MODE DRIVER LIBRARY**

Scheduler PMD is a software crypto PMD, which has the capabilities of attaching hardware and/or software cryptodevs, and distributes ingress crypto ops among them in a certain manner.




Fig. 9.1: Cryptodev Scheduler Overview

The Cryptodev Scheduler PMD library (**librte\_pmd\_crypto\_scheduler**) acts as a software crypto PMD and shares the same API provided by librte\_cryptodev. The PMD supports attaching multiple crypto PMDs, software or hardware, as slaves, and distributes the crypto workload to them with certain behavior. The behaviors are categorizes as different "modes". Basically, a scheduling mode defines certain actions for scheduling crypto ops to its slaves.

The librte\_pmd\_crypto\_scheduler library exports a C API which provides an API for attaching/detaching slaves, set/get scheduling modes, and enable/disable crypto ops reordering.

# 9.1 Limitations

- · Sessionless crypto operation is not supported
- OOP crypto operation is not supported when the crypto op reordering feature is enabled.

# 9.2 Installation

To build DPDK with CRYTPO\_SCHEDULER\_PMD the user is required to set CON-FIG\_RTE\_LIBRTE\_PMD\_CRYPTO\_SCHEDULER=y in config/common\_base, and recompile DPDK

# 9.3 Initialization

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_scheduler") within the application.
- Use -vdev="crypto\_scheduler" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created. This value may be overwritten internally if there are too many devices are attached.
- slave: If a cryptodev has been initialized with specific name, it can be attached to the scheduler using this parameter, simply filling the name here. Multiple cryptodevs can be attached initially by presenting this parameter multiple times.
- mode: Specify the scheduling mode of the PMD. The supported scheduling mode parameter values are specified in the "Cryptodev Scheduler Modes Overview" section.
- ordering: Specify the status of the crypto operations ordering feature. The value of this parameter can be "enable" or "disable". This feature is disabled by default.

#### Example:

... --vdev "crypto\_aesni\_mb0, name=aesni\_mb\_1" --vdev "crypto\_aesni\_mb1, name=aesni\_mb\_2" --vdev

#### Note:

- The scheduler cryptodev cannot be started unless the scheduling mode is set and at least one slave is attached. Also, to configure the scheduler in the run-time, like attach/detach slave(s), change scheduling mode, or enable/disable crypto op ordering, one should stop the scheduler first, otherwise an error will be returned.
- The crypto op reordering feature requires using the userdata field of every mbuf to be processed to store temporary data. By the end of processing, the field is set to pointing to NULL, any previously stored value of this field will be lost.

# 9.4 Cryptodev Scheduler Modes Overview

Currently the Crypto Scheduler PMD library supports following modes of operation:

• CDEV\_SCHED\_MODE\_ROUNDROBIN:

#### Initialization mode parameter: round-robin

Round-robin mode, which distributes the enqueued burst of crypto ops among its slaves in a round-robin manner. This mode may help to fill the throughput gap between the physical core and the existing cryptodevs to increase the overall performance.

#### • CDEV\_SCHED\_MODE\_PKT\_SIZE\_DISTR:

#### Initialization mode parameter: packet-size-distr

Packet-size based distribution mode, which works with 2 slaves, the primary slave and the secondary slave, and distributes the enqueued crypto operations to them based on their data lengths. A crypto operation will be distributed to the primary slave if its data length is equal to or bigger than the designated threshold, otherwise it will be handled by the secondary slave.

A typical usecase in this mode is with the QAT cryptodev as the primary and a software cryptodev as the secondary slave. This may help applications to process additional crypto workload than what the QAT cryptodev can handle on its own, by making use of the available CPU cycles to deal with smaller crypto workloads.

The threshold is set to 128 bytes by default. It can be updated by calling function **rte\_cryptodev\_scheduler\_option\_set**. The parameter of **option\_type** must be **CDEV\_SCHED\_OPTION\_THRESHOLD** and **option** should point to a rte\_cryptodev\_scheduler\_threshold\_option structure filled with appropriate threshold value. Please NOTE this threshold has be a power-of-2 unsigned integer.

#### • CDEV\_SCHED\_MODE\_FAILOVER:

#### Initialization mode parameter: fail-over

Fail-over mode, which works with 2 slaves, the primary slave and the secondary slave. In this mode, the scheduler will enqueue the incoming crypto operation burst to the primary slave. When one or more crypto operations fail to be enqueued, then they will be enqueued to the secondary slave.

#### • CDEV\_SCHED\_MODE\_MULTICORE:

#### Initialization mode parameter: multi-core

Multi-core mode, which distributes the workload with several (up to eight) worker cores. The enqueued bursts are distributed among the worker cores in a round-robin manner. If scheduler cannot enqueue entire burst to the same worker, it will enqueue the remaining operations to the next available worker. For pure small packet size (64 bytes) traffic however the multi-core mode is not an optimal solution, as it doesn't give significant per-core performance improvement. For mixed traffic (IMIX) the optimal number of worker cores is around 2-3. For large packets (1.5 Kbytes) scheduler shows linear scaling in performance up to eight cores. Each worker uses its own slave cryptodev. Only software cryptodevs are supported. Only the same type of cryptodevs should be used concurrently.

The multi-core mode uses one extra parameter:

 corelist: Semicolon-separated list of logical cores to be used as workers. The number of worker cores should be equal to the number of slave cryptodevs. These cores should be present in EAL core list parameter and should not be used by the application or any other process. **Example:** ... -vdev "crypto\_aesni\_mb1,name=aesni\_mb\_1" - vdev "crypto\_aesni\_mb\_pmd2,name=aesni\_mb\_2" -vdev "crypto\_scheduler,slave=aesni\_mb\_1,slave=aesni\_mb\_2,mode=multi-core,corelist=23;24" ...

CHAPTER

TEN

# SNOW 3G CRYPTO POLL MODE DRIVER

The SNOW 3G PMD (**librte\_pmd\_snow3g**) provides poll mode crypto driver support for utilizing Intel Libsso library, which implements F8 and F9 functions for SNOW 3G UEA2 cipher and UIA2 hash algorithms.

## **10.1 Features**

SNOW 3G PMD has support for:

Cipher algorithm:

• RTE\_CRYPTO\_CIPHER\_SNOW3G\_UEA2

Authentication algorithm:

• RTE\_CRYPTO\_AUTH\_SNOW3G\_UIA2

# **10.2 Limitations**

- Chained mbufs are not supported.
- SNOW 3G (UIA2) supported only if hash offset field is byte-aligned.
- In-place bit-level operations for SNOW 3G (UEA2) are not supported (if length and/or offset of data to be ciphered is not byte-aligned).

## **10.3 Installation**

To build DPDK with the SNOW3G\_PMD the user is required to download the export controlled <code>libsso\_snow3g</code> library, by requesting it from <a href="https://networkbuilders.intel.com/network-technologies/dpdk">https://networkbuilders.intel.com/network-technologies/dpdk</a>. Once approval has been granted, the user needs to log in <a href="https://networkbuilders.intel.com/dpdklogin">https://networkbuilders.intel.com/network-technologies/dpdk</a>. Once approval has been granted, the user needs to log in <a href="https://networkbuilders.intel.com/dpdklogin">https://networkbuilders.intel.com/dpdklogin</a> and click on "Snow3G Bit Stream crypto library" link, to download the library. After downloading the library, the user needs to unpack and compile it on their system before building DPDK:

make snow3G

**Note**: When encrypting with SNOW3G UEA2, by default the library encrypts blocks of 4 bytes, regardless the number of bytes to be encrypted provided (which leads to a possible buffer overflow). To avoid this situation, it is necessary not to pass 3GPP\_SAFE\_BUFFERS as a

compilation flag. For this, in the Makefile of the library, make sure that this flag is commented out.:

#EXTRA\_CFLAGS += -D\_3GPP\_SAFE\_BUFFERS

# **10.4 Initialization**

In order to enable this virtual crypto PMD, user must:

- Export the environmental variable LIBSSO\_SNOW3G\_PATH with the path where the library was extracted (snow3g folder).
- Build the LIBSSO\_SNOW3G library (explained in Installation section).
- Set CONFIG\_RTE\_LIBRTE\_PMD\_SNOW3G=y in config/common\_base.

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_snow3g") within the application.
- Use -vdev="crypto\_snow3g" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_queue\_pairs: Specify the maximum number of queue pairs in the device (8 by default).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created (2048 by default).

Example:

```
./l2fwd-crypto -l 1 -n 4 --vdev="crypto_snow3g,socket_id=0,max_nb_sessions=128" \
-- -p 1 --cdev SW --chain CIPHER_ONLY --cipher_algo "snow3g-uea2"
```

# INTEL(R) QUICKASSIST (QAT) CRYPTO POLL MODE DRIVER

The QAT PMD provides poll mode crypto driver support for the following hardware accelerator devices:

- Intel QuickAssist Technology DH895xCC
- Intel QuickAssist Technology C62x
- Intel QuickAssist Technology C3xxx
- Intel QuickAssist Technology D15xx

#### **11.1 Features**

The QAT PMD has support for:

Cipher algorithms:

- RTE\_CRYPTO\_CIPHER\_3DES\_CBC
- RTE\_CRYPTO\_CIPHER\_3DES\_CTR
- RTE\_CRYPTO\_CIPHER\_AES128\_CBC
- RTE\_CRYPTO\_CIPHER\_AES192\_CBC
- RTE\_CRYPTO\_CIPHER\_AES256\_CBC
- RTE\_CRYPTO\_CIPHER\_AES128\_CTR
- RTE\_CRYPTO\_CIPHER\_AES192\_CTR
- RTE\_CRYPTO\_CIPHER\_AES256\_CTR
- RTE\_CRYPTO\_CIPHER\_SNOW3G\_UEA2
- RTE\_CRYPTO\_CIPHER\_NULL
- RTE\_CRYPTO\_CIPHER\_KASUMI\_F8
- RTE\_CRYPTO\_CIPHER\_DES\_CBC
- RTE\_CRYPTO\_CIPHER\_AES\_DOCSISBPI
- RTE\_CRYPTO\_CIPHER\_DES\_DOCSISBPI
- RTE\_CRYPTO\_CIPHER\_ZUC\_EEA3

Hash algorithms:

- RTE\_CRYPTO\_AUTH\_SHA1\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA224\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA256\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA384\_HMAC
- RTE\_CRYPTO\_AUTH\_SHA512\_HMAC
- RTE\_CRYPTO\_AUTH\_AES\_XCBC\_MAC
- RTE\_CRYPTO\_AUTH\_SNOW3G\_UIA2
- RTE\_CRYPTO\_AUTH\_MD5\_HMAC
- RTE\_CRYPTO\_AUTH\_NULL
- RTE\_CRYPTO\_AUTH\_KASUMI\_F9
- RTE\_CRYPTO\_AUTH\_AES\_GMAC
- RTE\_CRYPTO\_AUTH\_ZUC\_EIA3

Supported AEAD algorithms: \* RTE\_CRYPTO\_AEAD\_AES\_GCM

## **11.2 Limitations**

- Only supports the session-oriented API implementation (session-less APIs are not supported).
- SNOW 3G (UEA2), KASUMI (F8) and ZUC (EEA3) supported only if cipher length and offset fields are byte-multiple.
- SNOW 3G (UIA2) and ZUC (EIA3) supported only if hash length and offset fields are byte-multiple.
- No BSD support as BSD QAT kernel driver not available.
- ZUC EEA3/EIA3 is not supported by dh895xcc devices
- Maximum additional authenticated data (AAD) for GCM is 240 bytes long.

## 11.3 Installation

To enable QAT in DPDK, follow the instructions for modifying the compile-time configuration file as described here.

Quick instructions are as follows:

```
cd to the top-level DPDK directory
make config T=x86_64-native-linuxapp-gcc
sed -i 's,\(CONFIG_RTE_LIBRTE_PMD_QAT\)=n,\1=y,' build/.config
make
```

To use the DPDK QAT PMD an SRIOV-enabled QAT kernel driver is required. The VF devices exposed by this driver will be used by the QAT PMD. The devices and available kernel drivers and device ids are :

| Gen | Device   | Driver | Kernel       | Pci      | PF Did | #PFs | Vf Did | VFs/PF |
|-----|----------|--------|--------------|----------|--------|------|--------|--------|
|     |          |        | Module       | Driver   |        |      |        |        |
| 1   | DH895xCC | 01.org | icp_qa_al    | n/a      | 435    | 1    | 443    | 32     |
| 1   | DH895xCC | 4.4+   | qat_dh895xcc | dh895xcc | 435    | 1    | 443    | 32     |
| 2   | C62x     | 4.5+   | qat_c62x     | c6xx     | 37c8   | 3    | 37c9   | 16     |
| 2   | C3xxx    | 4.5+   | qat_c3xxx    | сЗххх    | 19e2   | 1    | 19e3   | 16     |
| 2   | D15xx    | р      | qat_d15xx    | d15xx    | 6f54   | 1    | 6f55   | 16     |

Table 11.1: QAT device generations, devices and drivers

The Driver column indicates either the Linux kernel version in which support for this device was introduced or a driver available on Intel's 01.org website. There are both linux and 01.org kernel drivers available for some devices. p = release pending.

If you are running on a kernel which includes a driver for your device, see *Installation using kernel.org driver* below. Otherwise see *Installation using 01.org QAT driver*.

## 11.4 Installation using kernel.org driver

The examples below are based on the C62x device, if you have a different device use the corresponding values in the above table.

In BIOS ensure that SRIOV is enabled and either:

- · Disable VT-d or
- Enable VT-d and set "intel\_iommu=on iommu=pt" in the grub file.

Check that the QAT driver is loaded on your system, by executing:

lsmod | grep qa

You should see the kernel module for your device listed, e.g.:

qat\_c62x5626 0intel\_qat82336 1 qat\_c62x

Next, you need to expose the Virtual Functions (VFs) using the sysfs file system.

First find the BDFs (Bus-Device-Function) of the physical functions (PFs) of your device, e.g.:

lspci -d : 37c8

You should see output similar to:

1a:00.0 Co-processor: Intel Corporation Device 37c8
3d:00.0 Co-processor: Intel Corporation Device 37c8
3f:00.0 Co-processor: Intel Corporation Device 37c8

Enable the VFs for each PF by echoing the number of VFs per PF to the pci driver:

```
echo 16 > /sys/bus/pci/drivers/c6xx/0000:1a:00.0/sriov_numvfs
echo 16 > /sys/bus/pci/drivers/c6xx/0000:3d:00.0/sriov_numvfs
echo 16 > /sys/bus/pci/drivers/c6xx/0000:3f:00.0/sriov_numvfs
```

Check that the VFs are available for use. For example lspci -d:37c9 should list 48 VF devices available for a C62x device.

To complete the installation follow the instructions in *Binding the available VFs to the DPDK UIO driver*.

**Note:** If the QAT kernel modules are not loaded and you see an error like <code>Failed to load MMP firmware qat\_895xcc\_mmp.bin</code> in kernel logs, this may be as a result of not using a distribution, but just updating the kernel directly.

Download firmware from the kernel firmware repo.

Copy qat binaries to /lib/firmware:

cp qat\_895xcc.bin /lib/firmware
cp qat\_895xcc\_mmp.bin /lib/firmware

Change to your linux source root directory and start the qat kernel modules:

```
insmod ./drivers/crypto/qat/qat_common/intel_qat.ko
insmod ./drivers/crypto/qat/qat_dh895xcc/qat_dh895xcc.ko
```

**Note:** If you see the following warning in /var/log/messages it can be ignored: IOMMU should be enabled for SR-IOV to work correctly.

### 11.5 Installation using 01.org QAT driver

Download the latest QuickAssist Technology Driver from 01.org. Consult the *Getting Started Guide* at the same URL for further information.

The steps below assume you are:

- Building on a platform with one DH895xCC device.
- Using package qatmux.1.2.3.0-34.tgz.
- On Fedora21 kernel 3.17.4-301.fc21.x86\_64.

In the BIOS ensure that SRIOV is enabled and VT-d is disabled.

Uninstall any existing QAT driver, for example by running:

- ./installer.sh uninstall in the directory where originally installed.
- Or rmmod qat\_dh895xcc; rmmod intel\_qat.

Build and install the SRIOV-enabled QAT driver:

```
mkdir /QAT
cd /QAT
# Copy qatmux.l.2.3.0-34.tgz to this location
tar zxof qatmux.l.2.3.0-34.tgz
export ICP_WITHOUT_IOMMU=1
./installer.sh install QAT1.6 host
```

You can use cat /proc/icp\_dh895xcc\_dev0/version to confirm the driver is correctly installed. You can use lspci -d:443 to confirm the of the 32 VF devices available per DH895xCC device.

To complete the installation - follow instructions in *Binding the available VFs to the DPDK UIO driver*.

**Note:** If using a later kernel and the build fails with an error relating to strict\_stroul not being available apply the following patch:

```
/QAT/QAT1.6/quickassist/utilities/downloader/Target_CoreLibs/uclo/include/linux/uclo_platform.H
+ #if LINUX_VERSION_CODE >= KERNEL_VERSION(3,18,5)
+ #define STR_TO_64(str, base, num, endPtr) {endPtr=NULL; if (kstrtoul((str), (base), (num))) p
+ #else
#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,38)
#define STR_TO_64(str, base, num, endPtr) {endPtr=NULL; if (strict_strtoull((str), (base), (num
#else
#if LINUX_VERSION_CODE >= KERNEL_VERSION(2,6,25)
#define STR_TO_64(str, base, num, endPtr) {endPtr=NULL; strict_strtoll((str), (base), (num));}
#else
#define STR_TO_64(str, base, num, endPtr)
    do {
           if (str[0] == '-')
                                                                         \
           {
                *(num) = -(simple_strtoull((str+1), &(endPtr), (base)));
           }else {
                *(num) = simple_strtoull((str), &(endPtr), (base));
                                                                          /
           }
    } while(0)
+ #endif
#endif
#endif
```

**Note:** If the build fails due to missing header files you may need to do following:

```
sudo yum install zlib-devel
sudo yum install openssl-devel
```

**Note:** If the build or install fails due to mismatching kernel sources you may need to do the following:

```
sudo yum install kernel-headers-`uname -r`
sudo yum install kernel-src-`uname -r`
sudo yum install kernel-devel-`uname -r`
```

#### **11.6 Binding the available VFs to the DPDK UIO driver**

Unbind the VFs from the stock driver so they can be bound to the uio driver.

#### 11.6.1 For an Intel(R) QuickAssist Technology DH895xCC device

The unbind command below assumes BDFs of 03:01.00-03:04.07, if your VFs are different adjust the unbind command below:

```
for device in $(seq 1 4); do \
    for fn in $(seq 0 7); do \
        echo -n 0000:03:0${device}.${fn} > \
        /sys/bus/pci/devices/0000\:03\:0${device}.${fn}/driver/unbind; \
        done; \
    done
```

#### 11.6.2 For an Intel(R) QuickAssist Technology C62x device

The unbind command below assumes BDFs of 1a:01.00-1a:02.07, 3d:01.00-3d:02.07 and 3f:01.00-3f:02.07, if your VFs are different adjust the unbind command below:

```
for device in $(seq 1 2); do \
    for fn in $(seq 0 7); do \
        echo -n 0000:1a:0${device}.${fn} > \
        /sys/bus/pci/devices/0000\:1a\:0${device}.${fn}/driver/unbind; \
        echo -n 0000:3d:0${device}.${fn} > \
        /sys/bus/pci/devices/0000\:3d\:0${device}.${fn}/driver/unbind; \
        echo -n 0000:3f:0${device}.${fn} > \
        /sys/bus/pci/devices/0000\:3d\:0${device}.${fn}/driver/unbind; \
        done; \
        done
```

#### 11.6.3 For Intel(R) QuickAssist Technology C3xxx or D15xx device

The unbind command below assumes BDFs of 01:01.00-01:02.07, if your VFs are different adjust the unbind command below:

```
for device in $(seq 1 2); do \
    for fn in $(seq 0 7); do \
        echo -n 0000:01:0${device}.${fn} > \
        /sys/bus/pci/devices/0000\:01\:0${device}.${fn}/driver/unbind; \
        done; \
    done
```

#### 11.6.4 Bind to the DPDK uio driver

Install the DPDK igb\_uio driver, bind the VF PCI Device id to it and use lspci to confirm the VF devices are now in use by igb\_uio kernel driver, e.g. for the C62x device:

```
cd to the top-level DPDK directory
modprobe uio
insmod ./build/kmod/igb_uio.ko
echo "8086 37c9" > /sys/bus/pci/drivers/igb_uio/new_id
lspci -vvd:37c9
```

Another way to bind the VFs to the DPDK UIO driver is by using the dpdk-devbind.py script:

```
cd to the top-level DPDK directory ./usertools/dpdk-devbind.py -b igb_uio 0000:03:01.1
```

### 11.7 Extra notes on KASUMI F9

When using KASUMI F9 authentication algorithm, the input buffer must be constructed according to the 3GPP KASUMI specifications (section 4.4, page 13): http://cryptome.org/3gpp/35201-900.pdf. Input buffer has to have COUNT (4 bytes), FRESH (4 bytes), MESSAGE and DIRECTION (1 bit) concatenated. After the DIRECTION bit, a single '1' bit is appended, followed by between 0 and 7 '0' bits, so that the total length of the buffer is multiple of 8 bits. Note that the actual message can be any length, specified in bits. Once this buffer is passed this way, when creating the crypto operation, length of data to authenticate (op.sym.auth.data.length) must be the length of all the items described above, including the padding at the end. Also, offset of data to authenticate (op.sym.auth.data.offset) must be such that points at the start of the COUNT bytes.

CHAPTER TWELVE

# **ZUC CRYPTO POLL MODE DRIVER**

The ZUC PMD (**librte\_pmd\_zuc**) provides poll mode crypto driver support for utilizing Intel Libsso library, which implements F8 and F9 functions for ZUC EEA3 cipher and EIA3 hash algorithms.

## **12.1 Features**

ZUC PMD has support for:

Cipher algorithm:

• RTE\_CRYPTO\_CIPHER\_ZUC\_EEA3

Authentication algorithm:

• RTE\_CRYPTO\_AUTH\_ZUC\_EIA3

# **12.2 Limitations**

- Chained mbufs are not supported.
- ZUC (EIA3) supported only if hash offset field is byte-aligned.
- ZUC (EEA3) supported only if cipher length, cipher offset fields are byte-aligned.
- ZUC PMD cannot be built as a shared library, due to limitations in in the underlying library.

## 12.3 Installation

To build DPDK with the ZUC\_PMD the user is required to download the export controlled libsso\_zuc library, by requesting it from https://networkbuilders.intel.com/networktechnologies/dpdk. Once approval has been granted, the user needs to log in https://networkbuilders.intel.com/dpdklogin and click on "ZUC Library" link, to download the library. After downloading the library, the user needs to unpack and compile it on their system before building DPDK:

```
make
```

# **12.4 Initialization**

In order to enable this virtual crypto PMD, user must:

- Export the environmental variable LIBSSO\_ZUC\_PATH with the path where the library was extracted (zuc folder).
- Export the environmental variable LD\_LIBRARY\_PATH with the path where the built libsso library is (LIBSSO\_ZUC\_PATH/build).
- Build the LIBSSO\_ZUC library (explained in Installation section).
- Build DPDK as follows:

```
make config T=x86_64-native-linuxapp-gcc
sed -i 's,\(CONFIG_RTE_LIBRTE_PMD_ZUC\)=n,\1=y,' build/.config
make
```

To use the PMD in an application, user must:

- Call rte\_vdev\_init("crypto\_zuc") within the application.
- Use -vdev="crypto\_zuc" in the EAL options, which will call rte\_vdev\_init() internally.

The following parameters (all optional) can be provided in the previous two calls:

- socket\_id: Specify the socket where the memory for the device is going to be allocated (by default, socket\_id will be the socket where the core that is creating the PMD is running on).
- max\_nb\_queue\_pairs: Specify the maximum number of queue pairs in the device (8 by default).
- max\_nb\_sessions: Specify the maximum number of sessions that can be created (2048 by default).

Example:

```
./l2fwd-crypto -l 1 -n 4 --vdev="crypto_zuc,socket_id=0,max_nb_sessions=128" \
-- -p 1 --cdev SW --chain CIPHER_ONLY --cipher_algo "zuc-eea3"
```