

Will'

Welcome

Sujata Tibrewala Network Developer Evangelist



LEGAL DISCLAIMER

- No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.
- Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and noninfringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
- This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.
- The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request.
- Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting: http://www.intel.com/design/literature.htm
- Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.
- *Other names and brands may be claimed as the property of others.
- Copyright © 2017, Intel Corporation. All rights reserved.
- Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These
 optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any
 optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain
 optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more
 information regarding the specific instruction sets covered by this notice. Notice Revision #20110804
- Mileage may vary Disclaimer: Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <u>www.intel.com/benchmarks</u>. Test and System Configurations: Estimates are based on internal Intel analysis using at least Data Plane Development Kit IpSec sample application on Intel(R) Xeon(R) CPU E5-2658 v4@ 2.30GHz with atleast using Intel(R) Communications Chipset(s) 8955 with Intel(R) QuickAssist Technology.



What is it?

A DPDK community event

"Creative Commons : <u>en:Flickr</u> User HayathSource:Flickr URL: <u>http://www.flickr.com/photos/hayath/278862366/</u>"



What is a community?



By Sergei Frolov, http://sfrolov.livejournal.com - Own work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=8133563



By Photograph: Andreas Praefcke - Own work, CC BY 3.0, https://commons.wikimedia.org/w/index.php?curid=3502 702



What is a community?

"A community is a small or large social unit (a group of people) who have something in common, such as norms, religion, values, or identity." Wikipedia

By Helpameout - Own work, CC BY-SA 3.0, https://commons.wikimedia.org/w/index.php?curid=20337311

Wikipedians 2012 →







Open Source Stats



A fully open source software project with a strong development community:

- BSD licensed
- Website: <u>http://dpdk.org;</u> Git: <u>http://dpdk.org/browse/dpdk/</u>

Multi-Architecture/Multi-Vendor Support PDK



Linux Foundation Now Hosting DPDK

- Industry support: hardware, software vendors, multiple industry verticals
- 8 founding Gold member supporters, 5 Silver









Why are you here?

"Creative Commons : <u>en:Flickr</u> User HayathSource:Flickr URL: <u>http://www.flickr.com/photos/hayath/278862366/</u>"



Agenda, Day 1

Time	Schedule	Speaker	Company
8:00 am – 8:45 am	Registration		
8:45 am - 9:00 am	Introductions, Welcome and Agenda for the day	Sujata Tibrewala	Intel
9:00 am - 9:45 am	DPDK Architecture and Roadmap	Kannan Babu Ramia, Deepak K Jain.	Intel
9:45 am - 10:05 am	Supporting SoC devices in DPDK - Status Update	Hemant Agarwal, Shreyansh Jain	NXP
10:05 am - 10:30 am	DPDK on an Intelligent NIC	Vamsi Attunuru	Cavium
10:30 am - 10:55 am	Migrating from 10G to 25G	Jingjing Wu, Helin Zhang	Intel
10:55 am - 11:00 am	DPDK CookBook	Muthurajan JayaKumar	Intel
11:00 am - 11:15 am	Tea/Coffee Break		
11:15 am - 11:45am	Implementation of Flow-Based QoS Mechanism with OVS and DPDK	Karuppusamy M	Wipro
11.45 am - 12.00 pm	Fast Path Programming	Rajaraman Subramoniam, Praveen Desu	Happiest Mind
12:00 pm - 12:30 pm	Dataplane for Subscriber Gateways	Natarajan Venkataraman	Ericsson
12.30 pm - 2.00 pm	Lunch Break and Demo Zone Visits	Red Hat, Intel, TCS, Wipro, Avaya	



Agenda, Day 1

Time	Schedule	Speaker	Company
2:00 pm – 2:30 pm	Sample VNF in OPNFV	Ramia Kannan Babu	Intel
2:30 pm - 3:00 pm	Fast Data IO / Vector Packet Processor: Architecture overview	Shwetha Bhandari	Cisco
3:00 pm - 3:30 pm	Transport Layer Development Kit (TLDK)	Mohammad Abdul Awal	Intel
3:30 pm - 3:45 pm	Tea/Coffee Break		
3:45 pm - 4:15 pm	SFC with OVS-DPDK and FD.io-DPDK	Prasad Gorja	NXP
4:15 pm - 4:30 pm	DPDK Automation in Red Hat OpenStack Platform	Saravanan KR	Red Hat
4:30 pm - 5:00 pm	Packet Steering for Multicore Virtual Network Applications over DPDK	Priyanka Naik, Mitali Yadav	IT Mumbai
5:00 pm - 5:30 pm	Cryptodev API	Deepak K Jain	Intel
5:30 pm - 7:30pm	Evening Reception		



Agenda, Day 2

Time	Schedule	Speaker
8:30 am - 8:50 am	Registration	
8:50 am - 9:00 am	Introduction, Welcome and Agenda for the day	Sujata Tibrewala
9:00 am – 10:30 am	Building your own DPDK app from scratch	Yigit Ferruh
10:30 am -10:45 am	Tea/Coffee Break	
10:45 am -11:15 am	Building your own DPDK app from scratch(Contd.)	Yigit Ferruh
11:15 am - 12:15 pm	DPDK IP pipeline hands on lab (part 1)	Jayakumar Muthurajan
12:15 pm - 12:45 pm	Lunch Break	
12:45 pm - 2:15 pm	DPDK IP pipeline hands on lab (part 1)	Jayakumar Muthurajan
2.15 pm – 2.30 pm	Networking Break	
2:30 pm – 3:00 pm	Idea Roulette	Sujata Tibrewala
3:00 pm - 3:30 pm	How to build an optimized VNF using DPDK	Jayakumar Muthurajan , Jyoti Anand B, Rudramuni, Vishwesh M, S Deepak
3:30 pm - 3:45 pm	Tea/Coffee Break	
3:45 pm - 5:45 pm	How to build an optimized VNF using DPDK(Contd.)	Jayakumar Muthurajan , Jyoti Anand B, Rudramuni, Vishwesh M, S Deepak
5:45 pm - 6:00 pm	Wrap up and idea Roulette prizes	Sujata Tibrewala



THANK YOU