

# Enabling hardware acceleration in DPDK dataplane applicati

DPDK Summit - San Jose – 2017

#DPDKSummit

#### Legal Notices and Disclaimers



Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer.

No computer system can be absolutely secure.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <u>http://www.intel.com/performance</u>.

Intel, the Intel logo and others are trademarks of Intel Corporation in the U.S. and/or other countries. \*Other names and brands may be claimed as the property of others.

© 2017 Intel Corporation.

### Agenda



- Hardware Accelerations Models
- Applications Integration of hardware acceleration
- Agnostic API enablement and metadata propagation
- Future Challenges

### Lookaside Hardware Acceleration

# DPDK

#### Characteristics

- Independent of platform IO.
- Usually asynchronous in operations, enqueue/dequeue operation to the accelerator.
- Can be either stateful or stateless.
- Common examples include:
  - Symmetric/asymmetric crypto, compression, event scheduling
- Any discrete, independent pipeline stage could be accelerated in this way

#### **Platform Logical View**



### Inline IO Hardware Acceleration

# DPDK

#### Characteristics

- Integrated into IO hardware device
- May generate metadata for host consumption.
- May require metadata from host for successfully processing.
- Can be either stateful or stateless.
- Common examples include:
  - CRC, checksums, TSO, load distribution (Flow director/RSS)
  - Switching, inline crypto, hierarchical QoS

#### **Platform Logical View**



### Full Pipeline Hardware Acceleration

# DPDK

#### Characteristics

- Integrated into IO hardware device
- ► All processing happens in the IO device.
- Application only provides control plane/exception path.

#### **Platform Logical View**



## Appliance

- Appliance application is platform/accelerator aware.
- May be developed in a way which requires a particular acceleration as a prerequisite.
- Application has ownership of hardware acceleration resources and manages it's configuration.



## NFVi/VNF

- Infrastructure application is platform/accelerator aware.
- Infrastructure application has ownership of hw acceleration resources and manages it's configuration.
- VNF application is unware of the platform infrastructure and infrastructure accelerations such as switching and TEP which are configured by the NFVi



### Key considerations for hw acceleration

- Understand the impact to the application architecture by using hw acceleration ie how is the application pipeline affected.
- Does the hardware acceleration support all scenarios or does the application need to handle exception cases in software.
- Does the hardware acceleration place restrictions on the application.

### Hardware Acceleration of IPsec



- Many ways to accelerate IPsec data path processing.
  - Lookaside crypto
  - Lookaside protocol
  - Inline crypto
  - Inline protocol

### IPsec lookaside crypto acceleration

# DPDK



11

### IPsec lookaside protocol acceleration

## DPDK



12

### IPsec inline crypto acceleration







### IPsec inline protocol acceleration



#### Summary



- API must be driven by the functional feature and not a particular hardware implementation.
- features and capabilities must be dynamically discoverable, to enable the application to adapt it's control plane and it's data path processing pipeline.
- Need to allow applications to easily distinguish between packets which have been handled by the accelerator.

#### Summary continued.



- For inline IO accelerations metadata is the glue to allow the application to discovery if packets have been processed inline or not.
  - Allows applications to support hybrid solutions with both accelerated and nonaccelerated simultaneously.
- Hardware Acceleration can introduce restrictions to the application architecture and pipeline.

## Questions?

Declan Doherty <declan.doherty@intel.com>